# APPARATUS AND METHOD FOR SYNCHRONIZATION OF TRACE STREAMS FROM MULTIPLE PROCESSORS

This application claims priority under 35 USC  $\S119(e)(1)$  of Provisional Application Number 60/434,086 (TI-34654P) filed December 17, 2002.

## Related Applications

5 U.S. Patent Application (Attorney Docket No. TI-34655), entitled APPARATUS AND METHOD FOR SEPARATING DETECTION AND ASSERTION OF A TRIGGER EVENT, invented by Gary L. Swoboda, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI- 34656), entitled APPARATUS AND METHOD FOR STATE SELECTABLE TRACE STREAM GENERATION, invented by Gary L. Swoboda, filed on even date herewith,

and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34657), entitled APPARATUS AND METHOD FOR SELECTING PROGRAM HALTS IN AN UNPROTECTED PIPELINE AT NON-INTERRUPTIBLE POINTS IN CODE EXECUTION, invented by Gary L. Swoboda and Krishna Allam, filed on even date herewith, and assigned to the of the present application; U.S. Application (Attorney Docket No. TI-34658), entitled APPARATUS AND METHOD FOR REPORTING PROGRAM HALTS IN AN UNPROTECTED PIPELINE AT NON-INTERRUPTIBLE POINTS IN CODE EXECUTION, invented by Gary L. Swoboda, filed on even date 15 herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34659), entitled APPARATUS AND METHOD FOR A FLUSH PROCEDURE IN AN INTERRUPTED TRACE STREAM, invented by Gary 20 L. Swoboda, filed on even date herewith, and assigned to the assignee of the present application; U.S. Application (Attorney Docket No. TI-34660), APPARATUS AND METHOD FOR CAPTURING AN EVENT OR COMBINATION EVENTS RESULTING IN A TRIGGER SIGNAL IN A TARGET 25 PROCESSOR, invented by Gary L. Swoboda, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34661), entitled APPARATUS AND METHOD FOR CAPTURING THE PROGRAM COUNTER ADDRESS ASSOCIATED WITH A TRIGGER SIGNAL IN 30 A TARGET PROCESSOR, invented by Gary L. Swoboda, filed on even date herewith, and assigned to the assignee of the

present application; U.S. Patent Application (Attorney No. TI-34662), entitled APPARATUS AND METHOD DETECTING ADDRESS CHARACTERISTICS FOR USE WITH A TRIGGER GENERATION UNIT IN A TARGET PROCESSOR, invented by Gary Swoboda and Jason L. Peck, filed on even date herewith, and assigned to the assignee of the present application; U.S. 10 Patent Application (Attorney Docket No. TI-34663), entitled APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A PROCESSOR RESET, invented by Gary L. Swoboda, Bryan Thome and Manisha Agarwala, filed on even date herewith, and 15 assigned to the assignee of the present application; U.S. Patent (Attorney Docket No. TI-34664), entitled APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A PROCESSOR DEBUG HALT SIGNAL, invented by Gary L. Swoboda, Bryan Thome, Lewis Nardini and Manisha Agarwala, filed on even 20 date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34665), entitled APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A PIPELINE FLATTENER PRIMARY CODE FLUSH FOLLOWING INITIATION OF AN INTERRUPT SERVICE ROUTINE; 25 invented by Gary L. Swoboda, Bryan Thome and Manisha Agarwala, filed on even date herewith, and assigned to the assignee of the present application; U.S. Application (Attorney Docket TI-34666), No. entitled APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A 30 PIPELINE FLATTENER SECONDARY CODE FLUSH FOLLOWING A RETURN TO PRIMARY CODE EXECUTION, invented by Gary L. Swoboda,

5 Bryan Thome and Manisha Agarwala filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Docket No. TI-34667), entitled APPARATUS AND METHOD IDENTIFICATION OF A PRIMARY CODE START SYNC POINT FOLLOWING A RETURN TO PRIMARY CODE EXECUTION, invented by Gary L. Swoboda, Bryan Thome and 10 Manisha Agarwala, filed on even date herewith, and assigned to the assignee of the present application; U. S. Patent Application (Attorney Docket No. TI-34668), entitled APPARATUS AND METHOD FOR IDENTIFICATION OF A NEW SECONDARY CODE START POINT FOLLOWING A RETURN FROM A SECONDARY CODE 15 EXECUTION, invented by Gary L. Swoboda, Bryan Thome and Manisha Agarwala, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent (Attorney Docket Application No. TI-34669), entitled 20 APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A PAUSE POINT IN A CODE EXECTION SEQUENCE, invented by Gary L. Swoboda, Bryan Thome and Manisha Agarwala, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34670), entitled APPARATUS AND METHOD FOR COMPRESSION OF 25 A TIMING TRACE STREAM, invented by Gary L. Swoboda and Bryan Thome, filed on even date herewith, and assigned to the assignee of the present application; U.S. Application (Attorney Docket No. TI-34671), entitled 30 APPARATUS AND METHOD FOR TRACE STREAM IDENTIFCATION OF MULTIPLE TARGET PROCESSOR EVENTS, invented by Gary L.

Swoboda and Bryan Thome, filed on even date herewith, and assigned to the assignee of the present application; and U.S. Patent Application (Attorney Docket No. TI-34672 entitled APPARATUS AND METHOD FOR OP CODE EXTENSION IN PACKET GROUPS TRANSMITTED IN TRACE STREAMS, invented by Gary L. Swoboda and Bryan Thome, filed on even date herewith, and assigned to the assignee of the present application are related applications.

# Background of the Invention

15

20

25

## 1. Field of the Invention

This invention relates generally to the testing of digital signal processing units and, more particularly, to the testing of semiconductor chips and devices having multiple processor units executing coordinated procedures. During a test and debug procedure, each of the processor generates at least one data streams. The plurality of data streams from the several processing units must be coordinated procedure to analyze the procedure being executed by the processing units.

## 2. Description of Related Art

30 As microprocessors and digital signal processors have become increasingly complex, advanced techniques have been

developed to test these devices. Dedicated apparatus is available to implement the advanced techniques. Referring to Fig. 1A, a general configuration of the apparatus used in the test and debug of a target processor 12 is shown. The test and debug procedures operate under control of a host processing unit 10. 10 The host processing unit 10 applies control signals to the emulation unit 11 connector cable 14 and receives (test) data signals from the emulation unit 11 by connector cable 14. The emulation unit 11 applies control signals to and receives (test) 15 signals from the target processing unit 12 by connector The emulation unit 11 can be thought of as an cable 15. interface unit between the host processing unit 10 and the target processor 12. The emulation unit 11 processes the control signals from the host processor unit 10 and applies 20 these signals to the target processor 12 in such a manner that the target processor will respond with the appropriate test signals. The test signals from the target processor 12 can be a variety types. Two of the most popular test signal types are the JTAG (Joint Test Action Group) signals and trace signals. The JTAG protocol provides standardized 25 test procedures in wide use in which the status of selected components is determined. Trace signals are signals from a multiplicity of selected locations in the target processor 12. While the width of the bus interfacing to the host processing unit 10 generally has a standardized width, the 30 bus between the emulation unit 11 and the target processor

from the increased to accommodate the amount of test data from the increasingly complex target processing unit 12. Thus, part of the interface function between the host processing unit 10 and the target processor 12 is to store the test signals until the signals can be transmitted to the host processing unit 10 by a cable typically having fewer conduct paths. The emulation unit 11 can be physically incorporated in the host processing unit 10.

As the processor technology has evolved, the number of components on a chip has increased. A single chip or component can have a multiplicity of processors fabricated In addition, the processors can be of several kinds, specialized and general purpose processors. several processors can be working on different aspects of 20 same problem, e.g., radio signal acquisition and decoding of the signals. The several processors can also be operating at different clock speeds. Referring to Fig. 1B, target processor 12 has a plurality of processor units 121A through 121N. Each processor unit 121A through 121N 25 is coupled to a test and debug unit 122A through 122N, respectively. In fact, the test and debug apparatus 122A through 122N is typically incorporated in processor units 121A through 121N, respectively. The separation of the components in this discussion is used for purposes of 30 description. The test and debug apparatus 122A through 122N exchange signals with the test and debug port 123.

The test and debug port 123 is coupled through cable 14 to the emulation unit 11.

During the testing of multiple processing units, processing unit will typically be executing instruction sets independently and can even operate at different clock It is therefore important to able to relate the activity of all of the processing units so that in the event of a malfunction, the cause of the malfunction can be determined.

15

25

10

A need has been felt for apparatus and an associated method having the feature that a relationship between the program executions of a plurality of target processors can be determined. It would be a further feature of the present 20 invention to determine the state of program execution of a plurality of processors upon receipt of synchronization signal. It would be yet another feature of apparatus and associated method for each processor to provide, in response to a global synchronization signal, a trace stream sync marker, the trace stream sync marker including reference to the target processor clock and to the status of the target processor program execution. It would be a still further feature of the apparatus and related method to relate the sync markers 30 from the target processors and to determine the relative status of the program execution of the target processors.

Page 8 TILAW#56351

#### 5 Summary of the Invention

The aforementioned and other features are accomplished, according to the present invention, by applying a global synchronization signal to all of the target processors (and associated test and debug apparatus). Each processor then generates a global sync marker to included in a trace stream of each target processor. generated global sync marker includes an identification of the specific global synchronization signal to which the trace stream sync marker is a response and a reference to the current clock cycle in the timing trace stream at the time of the global sync marker. This information can be included in the timing trace stream and/or in a program counter trace stream. The timing trace stream and the program counter trace stream for each target processor are synchronized by periodic synchronization signals. the parameters of the global sync markers of the target processors, the relative status of the program execution of the plurality of target processors can be determined at the time that the global synchronization signal was issued.

Other features and advantages of present invention will be more clearly understood upon reading of the following description and the accompanying drawings and the claims.

30

10

15

20

25

#### 5 Brief Description of the Drawings

Figure 1A is a general block diagram of a system configuration for test and debug of a target processor, while Fig. 1B illustrates a chip having a plurality of target processors.

Figure 2 is a block diagram of selected components in the target processor used the testing of the central processing unit of the target processor according to the present invention.

Figure 3 is a block diagram of selected components of the illustrating the relationship between the components transmitting trace streams in each target processor.

20

15

10

Figure 4A illustrates format by which the timing packets are assembled according to the present invention, while Fig. 4B illustrates the format of the sync marker in the timing packets according to the present invention.

25

Figure 5 illustrates the possible parameters for sync markers in the program counter stream packets according to the present invention.

30 Figure 6A illustrates the sync markers in the program counter trace stream when a periodic sync point ID is

5 generated, while Figure 6B illustrates the reconstruction of the target processor operation from the trace streams according to the present invention.

Figure 7A is a block diagram illustrating the apparatus used in reconstructing the processor operation from the trace streams according to the present invention, while Figure 7B is block diagram illustrating where the program counter identification of instructions is provided for the trace streams according to the present invention...

15

20

Figure 8A is schematic diagram of illustrating the generation of a program counter sync marker; while Figure 8B illustrates the sync markers generated by the presence of a periodic sync ID signal; and Figure 8C illustrates the reconstruction of the processor operation from the trace stream according to the present invention.

#### Description of the Preferred Embodiment

## 25 1. Detailed Description of the Figures

Fig. 1A and Fig. 1B have been described with respect to the related art.

30 Referring to Fig. 2, a block diagram of selected components of a target processor 20, according to the present

invention, is shown. The target processor includes at least one central processing unit 200 and a memory unit The central processing unit 200 and the memory unit 208 are the components being tested. The trace system for testing the central processing unit 200 and the memory unit 10 202 includes three packet generating units; a data packet generation unit 201, a program counter packet generation unit 202 and a timing packet generation unit 203. The data generation unit 201 packet receives VALID signals, READ/WRITE signals and DATA signals from the central processing unit 200. After placing the signals in packets, the packets are applied to the scheduler/multiplexer unit and forwarded to the test and debug port 205 for transfer to the emulation unit 11. The program counter 202 packet generation unit receives PROGRAM signals, VALID signals, BRANCH signals, and BRANCH TYPE 20 signals from the central processing unit 200 and, after forming these signal into packets, applies the resulting program counter packets to the scheduler/multiplexer for transfer to the test and debug port 205. The timing 25 packet generation unit 203 receives ADVANCE signals, VALID signals and CLOCK signals from the central processing unit 200 and, after forming these signals into packets, applies the resulting packets to the scheduler/multiplexer unit 204 and the scheduler/multiplexer unit 204 applies the packets 30 to the test and debug port 205. Trigger unit 209 receives EVENT signals from the central processing unit 200 and DATA

signals that are applied to the data trace generation unit 201, the program counter trace generation unit 202, and the timing trace generation unit 203. The trigger unit 209 applies TRIGGER and CONTROL signals to the processing unit 200 and applies CONTROL (i.e., STOP and 10 START) signals to the data trace generation unit 201, the program counter trace generation unit 202, and the timing trace generation unit 203. The sync ID generation unit 207 applies signals to the data trace generation unit 201, the program counter trace generation unit 202 and the timing trace generation unit 203. As indicated above, the test and debug apparatus components are shown as being separate from the central processing unit 201. It will be clear that an implementation these components can be integrated with the components of the central processing unit 200.

20

25

30

Referring to Fig. 3, the relationship between selected components in the target processor 20 is illustrated. The data trace generation unit 201 includes a packet assembly unit 2011 and a FIFO (first in/first out) storage unit 2012, the program counter trace generation unit 202 includes a packet assembly unit 2021 and a FIFO storage unit 2022, and the timing trace generation unit 203 includes a packet generation unit 2031 and a FIFO storage unit 2032. As the signals are applied to the packet generators 201, 202, and 203, the signals are assembled into packets of information. The packets in the preferred

embodiment are 10 bits in width. Packets are assembled in the packet assembly units in response to input signals and transferred · to the associated FIFO unit. The scheduler/multiplexer 204 generates a signal to a selected trace generation unit and the contents of the associated 10 FIFO storage unit are transferred to the scheduler/multiplexer 204 for transfer to the emulation unit 11. Also illustrated in Fig. 3 is the sync ID generation unit 207. The sync ID generation unit 207 applies a SYNC ID signal to the packet assembly unit of 15 each trace generation unit. A signal group related to the SYNC ID, a counter signal in the preferred embodiment, is included in a current packet and transferred to the associated FIFO unit. The packet resulting from the SYNC ID signal in each trace is transferred to the emulation 20 unit 11 and then to the host processing unit. In the host processing unit, the same count in each trace stream indicates that the point at which the trace streams are In addition, the packet assembly unit 2031 synchronized. of the timing trace generation unit 203 applies an INDEX 25 signal to the packet assembly unit 2021 of the program counter trace generation unit 202. The function of the INDEX signal will be described below.

Referring to Fig. 4A, the assembly of timing packets is illustrated. The signals applied to the timing trace generation unit 203 are the CLOCK signals and the ADVANCE

The CLOCK signals are system clock signals to which the operation of the central processing unit 200 is synchronized. The ADVANCE signals indicate an activity such as a pipeline advance or program counter advance (0) or a pipeline non-advance or program counter non-advance (1). An ADVANCE or NON-ADVANCE signal occurs each clock 10 The timing packet is assembled so that the logic signal indicating ADVANCE or NON-ADVANCE is transmitted at the position of the concurrent CLOCK signal. combined CLOCK/ADVANCE signals are divided into groups of 8 15 signals, assembled with two control bits in the packet assembly unit 2031, and transferred to the FIFO storage unit 2032.

Referring to Fig. 4B, the trace stream generated by the timing trace generation unit 203 is illustrated. The first (in time) trace packet is generated as before. During the assembly of the second trace packet, a SYNC ID signal is generated during the third clock cycle. The timing packet assembly unit 2031 assembles and transmits a packet in response to the SYNC ID signal that includes the sync ID The next timing packet is only partially assembled number. at the time of the SYNC ID signal. In the present example, the SYNC ID signal occurs during the third clock cycle of the formation of this timing packet. The timing packet assembly unit 2031 generates a TIMING INDEX 3 signal (for the third packet clock cycle at which the SYNC ID signal

TILAW#56351 Page 15

20

25

occurs) and transmits this TIMING INDEX 3 signal to the program counter packet assembly unit 2031 for inclusion in a periodic sync marker in the program counter trace stream. The timing packet assembly unit 2031 completes the assembly of the packet with the clock cycle wherein the SYNC ID signal occurred and forwards this packet to the FIFO unit 2032.

Referring to Fig. 5, the parameters of a sync marker in the program counter trace stream, according to the present invention is shown. The program counter stream markers each have a plurality of packets associated The packets of each sync marker can transmit a therewith. plurality of parameters. A SYNC POINT TYPE parameter defines the event described by the contents accompanying packets. A program counter  $\mathtt{TYPE}$ FAMILY parameter provides a context for the SYNC POINT TYPE parameter and is described by the first two most significant bits of a second header packet. A BRANCH INDEX parameter in all but the final SYNC POINT points to a bit within the next relative branch packet following the SYNC When the program counter trace stream is disabled, this index points a bit in the previous relative branch packet when the BRANCH INDEX parameter is not a logic "0". In this situation, the branch register will not be complete and will be considered as flushed. When the BRANCH INDEX is a logic "0", this value point to the least significant

TILAW#56351 Page 16

15

20

25

value of branch register and is the oldest branch in the A SYNC ID parameter matches the SYNC POINT with the corresponding TIMING and/or DATA SYNC POINT which are tagged with the same SYNC ID parameter. A TIMING INDEX parameter is applied relative to a corresponding TIMING 10 SYNC POINT. For all but LAST POINT SYNC events, the first timing packet after the TIMING PACKET contains timing bits during which the SYNC POINT occurred. When the timing stream is disabled, the TIMING INDEX points to a bit in the timing packet just previous to the TIMING SYNC POINT packet TIMING INDEX value is nor zero. In this situation, the timing packet is considered as flushed. TYPE DATA parameter is defined by each SYNC TYPE. ABSOLUTE PC VALUE is the program counter address at which the program counter trace stream and the timing information An OFFSET COUNT parameter is the program 20 are aligned. counter offset counter at which the program counter and the timing information are aligned.

Referring to Fig. 6A, a program counter trace stream for a hypothetical program execution is illustrated. In this program example, the execution proceeds without interruption from external events. The program counter trace stream will consist of a first sync point marker 601, a plurality of periodic sync point ID markers 602, and last sync point marker 603 designating the end of the test procedure. The principal parameters of each of the packets

TILAW#56351 Page 17

25

are a sync point type, a sync point ID, a timing index, and an absolute PC value. The first and last sync points identify the beginning and the end of the trace stream. The sync ID parameter is the value from the value from the most recent sync point ID generator unit. In the preferred embodiment, this value in a 3-bit logic sequence. timing index identifies the status of the clock signals in a packet, i.e., the position in the 8 position timing packet when the event producing the sync signal occurs. The absolute address of the program counter is provided for 15 the program counter address the time of the event causing the sync packet. Based on this information, the events in the target processor can be reconstructed by the host processor.

20 Referring to Fig. 6B, the reconstruction of the program execution from the timing and program counter trace streams illustrated. The timing trace stream consists of packets of 8 logic "0"s and logic "1"s. The logic "0"s indicate that either the program counter or the pipeline is advanced, while the logic "1"s indicate the either the 25 program counter or the pipeline is stalled during that clock cycle. Because each program counter trace packet has an absolute address parameter, a sync ID, and the timing index in addition to the packet identifying parameter, the 30 program counter addresses can be identified with particular clock cycle. Similarly, the periodic sync

points can be specifically identified with a clock cycle in the timing trace stream. In this illustration, the timing trace stream and the sync ID generating unit are operation when the program counter trace stream is initiated. The periodic sync point is illustrative of the 10 plurality of periodic sync points that would typically be available between the first and the last trace point, the periodic sync points permitting the synchronization of the three trace streams for a processing unit.

15 Referring to Fig. 7A, the general technique for reconstruction of the trace streams is illustrated. The trace streams originate in the target processor 12 as the target processor 12 is executing a program 1201. signals are applied to the host processing unit 10. 20 host processing unit 10 also includes the same program Therefore, in the illustrative example of Fig. 6 wherein the program execution proceeds interruptions or changes, only the first and the final absolute addresses of the program counter are needed. 25 Using the advance/non-advance signals of the timing trace stream, the host processing unit can reconstruct program as a function of clock cycle. Therefore, without the sync ID packets, only the first and last sync markers are needed for the trace stream. This technique results in 30 reduced information transfer. Fig. 6B includes the presence of periodic sync ID cycles, of which only one is

shown. The periodic sync ID packets are important for synchronizing the plurality of trace streams, for selection of a particular portion of the program to analyze, and for restarting a program execution analysis for a situation wherein at least a portion of the data in the trace data stream is lost. The host processor can discard the (incomplete) trace data information between two sync ID packets and proceed with the analysis of the program outside of the sync timing packets defining the lost data.

15 As indicated in Fig. 6A, the program counter trace stream includes the absolute address of the program counter for an instruction. Referring to Fig. 7B, each processor can include a processor pipeline 71. When the instruction leaves the processor pipeline, the instruction is entered 20 in the pipeline flattener 73. At the same time, an access of memory unit 72 is performed. The results of the memory access of memory unit 72, which may take several clock cycles, is then merged the associated instruction in the pipeline flattener 73 and withdrawn from the pipeline flattener 73 for appropriate distribution. 25 The pipeline flattener 73 provides a technique for maintaining the order of instructions while providing for the delay of a memory In the preferred embodiment, the absolute address access. used in the program counter trace stream is the derived 30 from the instruction of leaving the pipeline flattener 71. As a practical matter, the absolute address is delayed by

an appropriate number of cycles. It is not necessary to use a pipeline flattener 73. The instructions can have appropriate labels associated therewith to eliminate the need for the pipeline flattener 73.

Referring to Fig. 8A, the major components of the program counter trace generation unit 202 is shown. The program counter trace generation unit 202 includes а assembly unit 2021, a FIFO unit 2022, a decoder unit 2023, and a gate unit 2024. PERIODIC SYNC ID signals, TIMING 15 INDEX signals, and ABSOLUTE ADDRESS signals are applied to gate unit 2024. When the PERIODIC SYNC ID signals are incremented, a PERIODIC SYNC ID signal is applied to decoder 2023. The decoder unit 2023 identifies the applied signal as a PERIODIC SYNC ID signal, a GLOBAL SYNC signal, etc. Based on the identification, the decoder unit 2023 places an identifier in the position in a header packet in the packet assembly unit 2021 at a preselected position, i.e., 2021A. The identifier identifies the signal that has been applied to the decoder unit 2023. The applied signal 25 results in a control signal being applied to the gate unit The control signal applied to the gate unit 2023 permits the current PERIODIC SYNC ID signals, the TIMING INDEX signals and the ABSOLUTE ADDRESS signals transmitted and stored in preselected locations in the 30 packets being assembled in the packet assembly unit 2021. When the program control packet assembly unit has assembled

the packets into a final form called a sync marker, then the component packets of the sync marker are transferred to 2023 for eventual transmission to the the FIFO unit scheduler/multiplexer unit. Similarly, when a GLOBAL SYNCHRONIZATION signal is generated, global the 10 synchronization identifier is entered into location 2021A. A CONTROL signal from the decoder unit 2023 generated as a result of the GLOBAL SYNCHRONIZATION signal causes the gate 2024 to transmit the SYNC ID signals, the TIMING INDEX signals, and the ABSOLUTE ADDRESS signals and store these signals in preestablished positions program counter packet assembly unit 2021. When the global sync marker has been assembled, i.e., in packets in the packet assembly unit, the global sync marker is transferred to the FIFO unit As will be clear, the first (instruction) sync point marker and the last (instruction) sync point marker are 20 formed in an analogous manner.

Referring to Fig. 8B, examples of the sync markers in the program counter trace stream are shown. The start of the test procedure is shown in first point sync marker 801. Thereafter, periodic sync ID markers 805 can be generated. Other event markers can also be generated. The identification of a GLOBAL SYNCHRONIZATION signal results in the generation of the global sync marker 810. PERIODIC SYNC ID signals can also be generated after the global sync marker and before the end of the instruction execution.

TILAW#56351 Page 22

25

5

10

15

20

30

Referring to Fig. 8C, the reconstruction of the program counter trace stream from the sync markers of Fig. 8B and the timing trace stream is shown. The first sync point marker identifies the beginning of test procedure with a program counter address PC at a clock cycle designated by the periodic sync ID entry and the timing index entry in the first sync point marker. The program continues to execute unit with the program counter addresses being related to a particular processor clock cycle. When the GLOBAL SYNCHRONIZATION signal is generated, the program counter is at address PC + N+2 and is related to a particular clock cycle. Thereafter, the program counter does not advance as indicated by the logic "1"s associated with each clock cycle. Sync ID markers can be generated between the first sync point marker and the synchronization marker. Periodic sync ID markers can continue to be generated, where appropriate, after the global synchronization marker.

# 25 2. Operation of the Preferred Embodiment

In the preferred embodiment, the present invention relies on the ability to relate the timing trace stream and the program counter trace stream. This relationship is generally provided by having periodic sync ID information transmitted in the program counter trace stream sync marker

5 reference the timing trace stream. The timing trace stream, implemented with a series of packets, includes a packet issued at time of the periodic sync ID signal. timing trace packets include information as to whether the program counter advanced during each clock cycle. timing packets of the trace stream are grouped in packets of eight signals identifying whether the program counter or the pipeline advanced or did not advance. The periodic sync ID markers in the program counter stream include the periodic sync ID identification, position in the current eight position packet of the timing index, when the event 15 occurred, and program counter-related information. the clock cycle of the periodic sync ID event can be Similarly, when the global synchronization specified. signal is received, a global synchronization sync marker is 20 placed in the program counter trace stream. The address of the program counter is provided in the program counter sync markers so that the global synchronization event can be related to the execution of the program in each target processing unit. Typically, during the course of a test 25 and debug procedure, a series of global synchronization signals will be issued by the testing apparatus. header of the global sync marker will provide a field to identify the particular global synchronization permitting the program execution of the all of the 30 processors to be related.

The sync marker trace steams illustrated above relate to an idealized operation of the target processor in order to emphasize the features of the present invention. As indicated by Fig. 6A, numerous other sync events (e.g. branch events) will typically be communicated by means of the program counter trace stream sync markers. And in some cases, a program counter index can replace the absolute address of the program counter. Any possible ambiguities in the information included in a sync marker can be resolved by the sync marker header information.

15

20

25

In the testing of a target processor, large amounts of information need to be transferred from the processor to the host processing unit. Because of the large amount of data to be transferred within a limited bandwidth, every effort is provided to eliminate necessary information transfer. For example, the program counter trace stream, when the program is executed in a straightforward manner and the sync ID markers are not present, would consist only of a first and last sync point marker. The execution of the program can be reconstructed as described with respect to Fig. 7A. The program counter trace streams includes sync markers only for events that interrupt/alter the normal instruction execution, such as branch sync markers, and debug halt sync markers.

It will also be clear that a data trace stream, as shown in Fig. 2, will typically be present. The periodic sync ID packets will also be included in the data trace stream in a manner similar to the addition on the packets to the timing trace stream.

10

While the invention has been described with respect to the embodiments set forth above, the invention is not necessarily limited to these embodiments. Accordingly, other embodiments, variations, and improvements not described herein are not necessarily excluded from the scope of the invention, the scope of the invention being defined by the following claims.